Abstract-
Parasitic lateral (vertical) p-n-p (n-p-n) BJT in a p-n-p-n structure of CMOS latchup. Equivalent substrate (well) resistances in CMOS IC's. Base-emitter junction depletion capacitance of BJT Q i ( Q 2 ) . Base-collector junction depletion capacitance of BJT Q1(Q2). Base-emitter junction diffusion capacitance of BJT Qi(Q-2). Base-collector junction diffusion capacitance of BJT Ql(Q2). Base-emitter junction capacitance of BJT Ql(Q2) including depletion and diffusion capacitances as defined in (8) or (10). Base-collector junction capacitance of BJT Q1 ( Q 2 ) including depletion and diffusion capacitances as defined in (9) or (11). Transient-induced trigger current generated in substrate (well) to cause CMOS latchup. Voltage-dependent intrinsic base current of BJT Ql(Q2) without the displacement current of capacitances.
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Voltage-dependent intrinsic collector current of BJT Ql(Q2) without the displacement current of capacitances.
Large-signal base current of BJT Ql(Q2) including the displacement current of capacitances as defined in (4) or (6).
Large-signal collector current of BJT Q1 (Q2) including the displacement current of capacitances as defined in (5) or (7). Large-signal base-emitter voltage of BJT Qi(Q2).
Large-signal base-collector voltage of BJT Q i ( Q 2 ) .
Power supply of CMOS IC's.
_ --
Piecewise-linearized large-signal transconductance of base current with respect to its base-emitter voltage of BJT Q i ( Q 2 ) .
Piecewise-linearized large-signal transconductance of collector current with respect to its base-emitter voltage of BJT Q i ( Q 2 ) .
I. INTRODUCTION S CMOS technology is scaled down to submicron regime
A to achieve higher integration density and faster operation speed in VLSVULSI applications, the reduced spacings of the inherently embedded parasitic p-n-p-n structure further increase the latchup susceptibility of CMOS IC's. Latchup, which creates a low impedance path from the power supply VDD to ground, is one of major failure mechanisms in the reliability of bulk CMOS IC's. The dc switching voltage of a parasitic p-n-p-n structure designed according to the design rules and fabricated by the submicron bulk CMOS technology is as high as 30- regenerative I-V characteristics in a p-n-p-n structure, it is more difficult to model latchup in the transient case with the additional variable of time than in the dc case. Latchup firing is in itself a transient phenomenon, so it has to be discussed in time domain. The latchup transition and its mechanisms have attracted much attention, and some efforts have been improve the immunity against transient-induced latchup in CMOS IC's.
DYNAMIC BEHAVIORS OF CMOS LATCHUP TRANSITION
The classical two-transistor model of a p-n-p-n structure with device parameters extracted from the fabricated p-n-p-n structure in CMOS IC's is adopted to analyze the dynamic parameters including current-dependent beta gain, voltagedependent junction capacitance, and transit time, it can offer a reasonable accuracy in modeling the process of a P-n-P-n structure. Fig. l(a) shows the schematic cross-sectional view of a CMOS inverter and the parasitic p-n-p-n latching path p-well n-substrate bulk CMOS technology. The corresponding lumped equivalent circuit of the p-n-p-n structure is shown the semiconductor-controlled-rectifier (SCR) had also been characterized [20] - [30] .
there are two main approaches in Fig. l(b rived from the large-signal behaviors of a p-n-p-n structure and CMOS latchup transition. By using this time-varying positive transient pole, the switching mechanism of a p-n-p-n structure can be well explained and fully characterized. Especially, the influences of device parameters on the positive-feedback or by external voltage/current transitions due to unexpected currents, respectively.
among the large-signal branch approach may offer events to cause CMOS latchup are marked as the Il and Iz
Through the circuit connection in Fig. l(b) , the relations and node voltages are
Talung the effects of junction depletion and diffusion capacitances into considerations and using the modified Gummel-Poon model of BJT [421-[441, the large-signal base and written as
ing mechanism Of a p-n-p-n structure from the OFF (high-collector currents of BJT's Q1 and Q z in Fig ( 1 1) From the above equations, it is obviously indicated that the tum-on mechanisms of a p-n-p-n structure are heavily dependent on its junction capacitances. The intrinsic base and collector currents of BJT's are exponential functions of their base-emitter and base-collector voltages. The junction capacitances are also related to their base-emitter and base-collector voltages [42] - [44] . In (3), the base-collector voltages of BJT's Q1 and Q 2 in the lumped equivalent circuit of Fig. l(b) can be expressed in terms of their base-emitter voltages. Thus, the time-varying largesignal base-emitter voltages, V E B l ( t ) and V B E 2 ( t ) , are the most fundamental factors in the lumped equivalent circuit of a p-n-p-n structure during its turn-on transition. If these V E B~(~) and V g E 2 ( t ) are solved, all branch currents and node voltages of the lumped equivalent circuit in Fig. l(b) can be found out from them.
In order to observe the time dependence of latchup transition, the popular circuit simulator HSPZCE [44] is adopted to accurately solve these V E B~ (t) and V B E Z ( t ) . With extracted device parameters of parasitic lateral and vertical BJT's in a p-n-p-n structure as listed in Table I , V E B l ( t ) and wBEz(t) in both latchup and nonlatchup cases triggered by a pulse-type 5-mA substrate current 11 with two different pulse widths of 10 nS and 3. because the p-n-p-n structure is initially 08. As the 5-mA 11
is applied with 10-nS pulse width, u E B l ( t ) raises up quickly in several nanosecond (nS) and then holds on a stable value about 0.827 V, while v g~z ( t ) first drops to -0.345 V and then raises up and holds on about 0.897 V. After 11 trigger current changes from 5 mA to 0 mA at the time interval of 10 nS, V E B~(~) and V B E~(~) still remain in their stable values, and this condition is the latchup case. On the contrary, if the 5-mA 11 trigger current only with 3.5-11s pulse width, V E B l ( t ) and W B E~(~) are first raising as those in the latchup case but then they drop to zero volt after 11 triggering. Since V E B l ( t ) and W g E 2 ( t ) cannot hold on their stable turn-on voltages after triggering, this is a nonlatchup case. If the pulse width of the 5-mA 11 trigger current is reduced from 10 nS to 3.5 nS, it can be found that there is a minimum value of pulse width to sustain the occurrence of latchup. Similarly, variations of V E B~(~) and ~g~z ( t ) due to well current 12 triggering can be also observed by this method. Generally, a trigger current with higher pulse amplitude requires a shorter minimum pulse width to initiate the occurrence of CMOS latchup [13] .
Through observation on V E B~(~) and Vp,EZ(t), the dynamic behaviors of CMOS latchup transition due to transient-induced substrate or well currents triggering can be clearly understood.
In this work, the efforts are emphasized to quantitatively model the positive-feedback regenerative process of CMOS latchup and to investigate the influence of device parameters on this positive-feedback regeneration in a p-n-p-n structure.
THE TIME-VARYING POSITIVE TRANSIENT POLE
AND ITS EFFECT ON CMOS LATCHUP TRANSITION Traditionally, the positive-feedback regenerative process during latchup transition in a p-n-p-n structure is qualitatively explained as the regeneration in cross-coupled base and collector currents of BJT's Q1 and Q2 with the sum of their alpha gains or the product of their beta gains greater than unity [45], [46] . In Section 11, V E B~(~) and W B E~(~) have been explored as the most fundamental factors in a p-n-p-n structure during the turn-on transition. Thus, the positive-feedback regenerative process can be more physically understood through detailed insight in the voltage waveforms of 
w B E 2 ( t ) I C l ( t ) -I E 2 ( t ) -Rw

I F 2 ( t ) AC E ( C c 1 + C~Z )
. ( C e l + C e 2 ) + C e 1 . C e 2 .
These equations still can not be directly solved by hand derivation because I B l ( t ) , I~2 ( t ) , I c l ( t ) , and Icz(t) are exponential functions of WEB^(^) and V B E~(~) .
If these intrinsic base and collector currents are further approximated as linear functions of their base-emitter voltages in each time interval, the apparent solutions of V E B~(~) and W B E~(~) in (12)-(15) can be directly found out.
Even due to pulse-type substrate or well currents triggering, 
B. The Positive Transient Pole and Its Effects on the Positive-Feedback Regenerative Process
Taking a deeper insight into the derived pole equations, these two time-varying transient poles are heavily dependent on junction capacitances of a p-n-p-n structure. The p z pole is always negative as expressed in (22), but pl pole is dependent on the term of (a1 . bl -a2 . b2) in the numerator of (21). This term can be further derived with the coefficients in Table I1 1) First, the p-n-p-n structure is initially off as the transientinduced substrate or well currents just start to trigger, while gBl(2) and gcl(z) are nearly zero. The term in (23) is positive due to the presence of substrate and well resistances Rs and Rw, and thus pl pole is initially negative.
As time increases and trigger currents are applied, the base and collector currents in the parasitic BJT's Q1 and QZ increase and lead to the increase of gB1(z) and gC1(z). But, the term in (23) is still positive and pl pole is negative. With continuous supporting from trigger currents, gBl(2) and gc1(2) apparently grow up. Especially, gcz increases much faster than gB2 because the maximum beta gain of vertical BJT Q2 is much greater than unity. At one critical time, the term in (23) will change from positive to negative due to the continuous increase of gcl and gcz. This leads pl pole to become positive. As listed in Table 11 , the A1 and B1 coefficients in (19) and (20) are positive if the pl pole is positive. These positive AI,&, and pl cause VEBl(t) and W B E Z (~) to raise up fast with an exponential increasing rate. Moreover, the base and collector currents of BJT's Q1 and QZ are basically exponential functions of WEB^ (t) and V B E Z (~) , respectively. So the base and collector currents change quite quickly in a double exponential functions of time. These quickly increasing base and collector currents in turns lead to sharp increase of gcl and gcz. Thus the positive-feedback regeneration occurs with a double exponential increasing rate to push the p-n-p-n structure into its latching state. The pl pole becomes more and more positive. As latchup is under exponential regeneration, the faster increasing collector currents of Q1 and QZ will cause the high-level injection effect modeled by the I K F parameter in HSPZCE [44] . The high-level injection effect induces the degradation in current gain of BJT [47] . The IKF parameter of parasitic vertical BJT Qz in CMOS technology is only about 0.4867 mA which is much smaller than that of a normal BJT device. This means that the high-level injection effect in a parasitic p-n-p-n structure of CMOS IC's will happen very early during latchup transition. The beginning of high-level injection effect in BJT's Q1 and QZ not only stops the increase of gcl and gC2 but also further decreases the ratios of gCl/gBl and gCZ/gBZ. This effect stops the increase of pl pole and then it gradually decreases. With gradually decrease of pl pole, it will change from positive to negative at a certain time dependent on the strength of high-level injection effect in the p-n-p-n structure. After then, the negative pl and p z poles make V E B~(~) and W B E Z (~) stop to increase but stay at their final stable values. Finally, the p-n-p-n structure will hold in its stable latching state and a low-impedance path is formed from Voo supply to ground.
Corresponding to the HSPZCE simulated w~~l ( t ) and u g~z ( t ) in Fig. 2 , the time-varying transient poles can be calculated from (21) and (22) at each time interval. The calculated results are shown in Fig. 3 in both latchup and nonlatchup cases. As above descriptions, p z pole varies in time and is always negative in both latchup and nonlatchup cases, but pl pole in the latchup case indeed changes from negative to positive and then becomes negative again during latchup transition. Under the triggering of 5-mA Il with only 3. process in a p-n-p-n structure can be modeled by this positive pole can be adopted as two important in a p-n-p-n structure. They are marked as the pl(max) and t, in Fig. 3 , respectively. Using these two parameters, the influence of device parameters in a p-n-p-n structure on its positive-feedback regeneration during latchup transition can be quantitatively investigated in details.
Besides, a p-n-p-n structure can be latchup-free if the term in (23) is always positive. There are two ways to get a positive value of (23) . One is to reduce the ratio of (gC1 . g C p ) / ( g B 1 . g B 2 ) which is corresponding to the product of beta gains in BJT's Q1 and Q 2 . The other is to reduce the parasitic substrate and well resistances. As Rs and Rw are small enough, the term in (23) can be positive even if the ratio of (gel . g c 2 ) / ( . 9 B l . gS2) is large in a p-n-p-n structure. This provides us with a way to prevent CMOS latchup. In CMOS technology, the base-emitter junctions of the parasitic lateral p-n-p BJT Q1 and the parasitic vertical np-n BJT Q2 are nearly abrupt junctions whereas the basecollector junctions of these BJT's are nearly grading junctions. The averaged depletion capacitance of an abrupt base-emitter junction over its biasing voltage range from
The averaged depletion capacitance of a reverse-biased grading base-collector junction over its operating voltage range from W B C~ to VBCb is
Substituting the proper operating voltage ranges of the transistors &I and Q2 into the above equations, the biasindependent piecewise-averaged junction diffusion and depletion capacitances can be obtained.
APPENDIX B
The first-order piecewise-linearized base and collector current equations of BJT's Q1 and Q 2 can be approximated at each time interval as 
VI. CONCLUSION
A new method to characterize the positive-feedback regeneration of CMOS latchup transition has been developed. Based on conventional two-transistor lumped equivalent circuit with extracted device parameters in the p-n-p-n structure, the large-signal base-emitter voltages of the parasitic vertical and lateral BJT's can be represented as two-pole functions of time at each time interval. One of the poles is found to change from negative to positive during the turn-on process of CMOS latchup. The occurrence of the positive pole means the happening of the positive-feedback regeneration in the pn-p-n structure. The positive-feedback regeneration is found to have a double exponential increase rate of time. This very fast and complex regenerative process has been clearly explained and quantitatively characterized by the time-varying positive transient pole. The maximum positive pole and the time required to initiate the positive pole can be adopted as two important parameters to quantitatively investigate the influence of device parameters on the positive-feedback regeneration of CMOS latchup.
